I. INTRODUCTION
A Charge Pump that generates higher voltage than the supply voltage is used for flash memories or touch panel application. These charge pumps should be able to drive the intrinsic panel resistance, because all the panels of a touch panel application include panel resistance. Recently, the need has increased for a charge pump that can drive various resistances of panels due to increasing demands for touch panels with various sizes and performance. To drive panels with a wide range of variable resistance, the range of charge pump output voltage should be as wide as possible. Hence, high output voltage of the charge pump is needed to drive high resistance inside the panel. The structures of the Dickson charge pump and Wu and Chang's Charge Pump have been used as a charge pump, since they can generate higher voltage than input voltage [1] .
However, in these structures, the overall power consumption increases due to the power consumption of mode control blocks, and leakage current of charge pump core at low output voltage mode. Hence, it is difficult to adopt these structures for multi-mode charge pump architecture. In other existing charge pump circuits, the output voltage can increase using additional stages of a charge pump [2] . However, to be applied to touch panels, a charge pump must not only have high output voltages, but also enough output current to drive the resistance of the external panel.
In this paper, a clock driver and switch (SW0) are activated or deactivated by the mode control signal to minimize the degradation of power efficiency. Also, a method is proposed to block all current paths except the one used for charging the pumping capacitors and output capacitor. This paper also proposes a method to reduce the leakage current that flows in a charge pump core, at the moment of transition of clock driver output signals.
Section II describes the reconfigurable charge pump architecture. Section III presents the building blocks, and Section IV presents the experimental results. Finally, the conclusion is presented in Section V. The clock driver outputs signals that control on/off operation of switch devices that transfer charges stage-tostage inside the charge pump core. The clock driver consists of a clock generator and mode controller.
II. RECONFIGURABLE CHARGE PUMP ARCHITECTURE
The clock generator proposed in this paper produces 4 phase clocks; each clock (CLK 1 , CLK 2 , CLK 3 , and CLK 4 ) has a certain fixed delay, unlike other references [9] [10] [11] [12] 16] .
The reason why each clock of the clock driver has a certain fixed delay is to minimize charge loss, when clock transition occurs at the driver outputs. If the clocks have the same phase as the clock transition, PMOS and NMOS of neighbor stages turn on at the same time, and charges are transferred to the reverse direction, by the difference of potential between adjacent stages.
The entire system operation is automatically controlled by mode controller, according to modes of the reconfigurable charge pump. In the mode controller, each clock (CLK 1 , CLK 2 , CLK 3 , and CLK 4 ) is activated or deactivated, respectively, and the whole operation of multi-mode is also decided by the mode controller. Fig. 2 Additionally, since these switches will have small parasitic capacitance and resistance, they will have minimal impact on the charge pump operation, and additional area will not be needed, in terms of chip area. The charge pump core proposed in this paper does not suffer from voltage drop due to the threshold voltage, body-effect and gate oxide breakdown, as compared to the conventional Dickson charge pump [6] [7] [8] [9] [10] [11] [12] [13] [14] .
III. BUILDING BLOCKS
Gate oxide breakdown occurs when Φ 1 -Φ 4 and Φ 1B -Φ 4B are directly applied to the gate of MOSFETs in the charge pump core. By the boosting operation of the charge pump, the sources of MOSFETs have high voltage level, but the gates of MOFSETs are limited by VIN voltage.
An additional control circuit has been used to solve the gate oxide breakdown issues, by turning on and off the MOSFETs. In the proposed charge pump structure, one end of each pumping capacitors (CT 1 -CT 4 and CB 1 -CB 4 ) is connected to the respective output of the clock driver (Φ 1 -Φ 4 , Φ 1B -Φ 4B ), and the other end is connected to the respective drain and gate of MOSFETs inside the charge pump core. Φ 1 -Φ 4 and Φ 1B -Φ 4B are not directly connected to gate nodes for turning on and off these MOSFETs. Instead, the operation to turn on and off the MOSFETs can be achieved from voltage differences between the gates, and sources, generated by the charge transfer. This voltage is not allowed to exceed the normal operation points of MOSFETs, so that the gate oxide breakdown issues can be resolved, even though the voltage level rises step-by-step more than the front stage.
To minimize the voltage drop due to the threshold voltage and the body effect issues, the sources and bodies of all MOSFETs in the charge pump core are connected to each other. proposed charge pump. To obtain high power efficiency, the Clock Generator produces 4-phase clocks (Φ 1 , Φ 2 , Φ 3 , and Φ 4 ) from the reference clock (CP CLK ). If all clock phases for the pumping capacitor are the same during clock transition, NMOS's and PMOS's between neighboring stages are in the on state at the same time. Hence, due to the potential difference between the two stages, charge is transferred to the reverse direction in the charge pump, and the power efficiency of the reconfigurable charge pump is degraded.
The output capacitors of the charge pump (C HV or C LV ) need a certain amount of charge to reach the expected output voltage. Therefore, charge transfer in the reverse direction during the clock transition results in more current consumption to supply the required amount of charge to output capacitors (C HV or C LV ), and as a result, decreases the power efficiency of the multi-mode charge pump.
The Mode Controller decides the system operations by a signal (MOD_CON), which controls the output voltage of the charge pump. The reconfigurable charge pump is operated in high voltage mode, when MOD_CON equals "high"; and is operated in low voltage mode, when MOD_CON equals "low". In addition, the Mode Controller plays the role of buffers and gate driver that generates clock signals, which drive pumping capacitors of the reconfigurable charge pump core. Different time stamps during the clock transition are marked from T1 to T6. The method to reduce the current loss from the discharging path will be explained later.
At time T1, the gate of MP 1 goes low, and MP 1 is turned on. Since MN 3 is off at time T1, the charge on N 3 (a) The Clock Generator in the proposed Clock Driver has delay cells that generate 4 phase clocks, so that the charge transfer in the reverse direction between adjacent stages can be blocked, during transition in each clock. The proposed Clock Generator produces 4-phase clocks, by adding only delay to each clock, and the structure is simple, against the previous complicated 4-phase clock generators [9] [10] [11] [12] 16] . Fig. 5 shows a detailed schematic of the Delay Cell inside the Clock Generator. This is composed of an inverter buffer and Delay Control block. The Delay Control block is equivalent to an RC delay bank consisting of transmission gates and active capacitors (MOSCAP). The delay can be controlled by the delay control signals (DCON<2:0>), to obtain the optimized power efficiency. The proposed Delay Cell can control the delay when the operation condition has changed, so that the charge pump achieves the optimized power efficiency. Fig. 6(a) shows the operation of the charge pump core at high voltage mode. All the multi-phase signals are generated from the clock driver, and activate all stages of the charge pump core. Thus, the charge is transferred from stage 1 to the output node of stage 4 (V OUT_HV ), so that high voltage can be generated in the high voltage mode. Fig. 6(b) shows the operation of the charge pump at low voltage mode. Φ 3 , Φ 3B , Φ 4 , and Φ 4B signals are not generated in the low voltage mode. The voltage levels of Φ 3 , Φ 3B , Φ 4 , and Φ 4B are maintained at zero (Φ 3 , Φ 4 ) or VIN (Φ 3B , Φ 4B ). Only Φ 1 , Φ 1B , Φ 2 , and Φ 2B activate stages 1 and 2 of the charge pump core. Thus, the charge is transferred from stage 1 to the output node of stage 2 (V OUT_LV ), so that low voltage can be generated in the low voltage mode. Fig. 7 shows the system of the reconfigurable charge pump. In high voltage mode, the mode control signal (MOD_CON) is high, and the output node of the reconfigurable charge pump (V CP_OUT ) is the same as the output node of the 4 stages (V OUT_HV ) by MUX operation. In low voltage mode, the output node of the reconfigurable charge pump (V CP_OUT ) becomes equal to the output node of stage 2 (V OUT_LV ). In the Mode Controller of the Clock Driver in Fig. 3(a) , CLK 1 and CLK 2 nodes and mode control signal (MOD_CON) are input to a NAND gate, respectively. Since the mode controller (MOD_CON) signal is low, the output node of the reconfigurable charge pump (V CP_OUT ) is the same as the output node of 2 stages (V OUT_LV ) by MUX operation. The DC voltage values are generated to Φ 3 , Φ 3B , Φ 4 , and Φ 4B nodes, thus the stages 3 and 4 of the charge pump core are deactivated. Therefore, low output voltage of the reconfigurable charge pump (V CP_OUT ) can be obtained. Fig. 8 shows a flow chart of the reconfigurable charge pump. The entire operation of the reconfigurable charge pump is continuous, with a negative feedback system. First, the step-up operation is started, once the VIN (charge pump input voltage) and signals from CSG are applied.
The
Step-Up Operation is a series of processes increasing the output voltage stage-by-stage. Pumping capacitors in the charge pump core are charged, and the charge is transferred to the next stage, consequently increasing the output voltage level consequently. As shown in Fig. 7 , the V CP_OUT is divided by the resistor divider, which in turn is controlled by the digital control signal, VCON<6:0>. V CP_OUT is compared with the reference voltage (V REF ) generating the V SENSE voltage. V SENSE is the input to the clock driver, and is used to determine whether to continue step-up operation of the charge pump, or not. Fig. 9 shows a timing diagram of the multi-mode charge pump that shows the clock driver operation at high voltage mode and low voltage mode, which was explained in Fig. 7 .
A reference clock, CP CLK , is used for generating the clock driver outputs (Φ 1 -Φ 4 , Φ 1B -Φ 4B ). SW0 is a control signal that turns on and off the switch connecting the reconfigurable charge pump circuit to the external IC. During the initial step-up operation, the SW0 signal is low, and the operation of the charge pump does not suffer from high load resistance or parasitic capacitance.
In the high voltage mode, all the output signals of the clock driver, Φ 1 -Φ 4 and Φ 1B -Φ 4B , are activated, and high voltage is generated at the output of the reconfigurable charge pump.
In the low voltage mode, only Φ 1 -Φ 2 and Φ 1B -Φ 2B 
IV. EXPERIMENTAL RESULTS
The proposed chip is fabricated in 0.18 mm BCD technology, a single poly layer, four layers of metal, options of metal-insulator-metal (MIM) capacitors, and high sheet resistance poly resistors. The chip layout pattern is shown in Fig. 10 . The chip layout pattern shows the clock driver, bandgap reference (BGR) for generating VREF in the feedback system, 2-to-1 MUX for choosing high voltage mode or low voltage mode, and 4 stages charge pump core. The die area of the multi-mode charge pump is 1870 mm x 1430 mm.
Figs. 11(a)-(c)
show measurement results of the designed reconfigurable charge pump. Since the proposed reconfigurable charge pump is applied to a touch panel, it should be able to provide a high output current, even at hundreds ohms of resistance. Therefore, the output load is swept from 150 Ω to 1.25 kΩ. Fig.  11(a) shows measurement results of the output current range of the reconfigurable charge pump. The maximum current is 63 mA at 150 Ω load condition, and at the load condition of 1 kΩ, the output current is still approximately 11.8 mA, which is enough to drive the high resistances in touch panels. Fig. 11(b) shows the output voltage range of the reconfigurable charge pump. The output voltage with respect to the output current is from 10.5 V to 12.23 V, and the current condition is based on the same load condition from 150 Ω to 1.25 kΩ. The maximum power efficiency is 84 % at the load condition of 360 Ω in Fig. 11(c) .
Therefore, the designed reconfigurable charge pump can maintain a high voltage of about 12 V, and at the same time generate an output current of over 10 mA at the high load condition. Thus, it can operate a touch panel with high resistance. Fig. 12 shows the measurement environment with the test board. The V CP_OUT , the final output node of the reconfigurable charge pump, and V EXT_OUT , the output node of the external IC are measured, as shown in Fig. 13 .
The output voltage of the reconfigurable charge pump (V CP_OUT ) is equal to 10.8 V, as shown in Fig. 13(a) . Fig. 13(b) shows the output signal of the external circuit (V EXT_OUT ), which is used to drive the touch panel in real applications. V CP_OUT is used as the supply voltage to the external circuit. The peak-to-peak voltage range of the external output signal (V EXT_OUT ) is determined by the voltage level of V CP_OUT . Measurement shows that V EXT_OUT has the peak-to-peak amplitude of 10.1 V. Based on the measurement results, in the case of connecting a panel with a high resistance of about 300 Ω, the designed reconfigurable charge pump has enough capability to drive the touch panel. Fig. 14 shows the measured output voltage of the charge pump at the low voltage mode. The VCON<6:0> are used to control the output voltage of the charge pump.
The power efficiency of the charge pump is calculated by the ratio between the input power and output power, based on the measurement results.
In Eq. (1), IOUT and VOUT can be obtained at the output node of the charge pump (V CP_OUT ), respectively. V DC_IN is the input voltage of the charge pump and the supply voltage of all sub-blocks. I DC_IN is the average DC current value of the current consumption by the supply voltage (V DC_IN ).
The measurement results regarding the output voltage, output current, and power efficiency are summarized in Table 1 , under the load conditions from 150 Ω to 1.25 kΩ. All 4 stages of charge pump core are active at the high voltage mode, whereas only 2 stages of charge pump core are active at the low voltage mode. Thus, the power efficiency at the low voltage mode is degraded by approximately 2.28 %, compared with the power efficiency at the high voltage mode. The leakage current path is formed by the inactive charge pump stages because they are not perfectly turned off. As a result, the power efficiency is degraded by the leakage current of 2 stages of charge pump which is inactive at the low voltage mode. Table 2 summarizes the performance comparison with other references based on the charge pump. Generally, the panel resistor and required driving current can be varied depending on the structure and the application of the touch panel. Therefore, the output voltage range of Tx driver needs to be wide, which could be achieved by the charge pump in this paper controlling and maintaining the output voltage range with the help of control bits. As a result, by using the output voltage ranging from 7.43 V to 12.23 V, various kinds of panels in many applications can be covered.
V. CONCLUSIONS
In this paper, a reconfigurable charge pump architecture with 4 stages for the touch panel is presented. The designed charge pump can generate variable output voltage. Therefore, the charge pump can drive touch panels with high resistance. The main issue concerning the use of a reconfigurable charge pump is the degradation of power efficiency at low voltage mode. To reduce the degradation of power efficiency, stages 3 and 4 are not activated at low voltage mode, to prevent leakage current. Non-overlapping 4 phase clocks are used to improve the power efficiency. To reduce power loss, a switch is used to disconnect the charge pump and external panel IC, before the charge pump output voltage is settled. The proposed chip is fabricated with 0.18 um BCD process, which uses 1.8 V supply voltage. At high voltage mode, the highest output voltage is 12.23 V, the output current is 33.97 mA, and the power efficiency is 84.01 %. At low voltage mode, the lowest output voltage is 7.43 V, the output current is 12.1 mA, and the power efficiency is 81.73 % . 
